

<b>Notice of References Cited</b>	Application/Control No. 09/730,195	Applicant(s)/Patent Under Reexamination HELMSEN ET AL.	
	Examiner Jacob Meek	Art Unit 2631	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,144,261	11-2000	Goto et al.	331/17
	B	US-5,162,746	11-1992	Ghoshal, Sajol C.	327/159
	C	US-6,107,855	08-2000	Wilcox, Jeffrey	327/295
	D	US-6,341,149	01-2002	Bertacchini et al.	375/356
	E	US-5,740,211	04-1998	Bedrosian, Paul Stephan	375/371
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	A novel slave-clock implementation approach for telecommunications network synchronisation □□ Urbansky, R.; Sturm, W.; □□ European Frequency and Time Forum, 1996. EFTF 96., Tenth (IEE Conf. Publ. 418) , 5-7 March 1996 □□ Pages: 534 - 539
	V	Dual-loop DPLL gear-shifting algorithm for fast synchronization Beomsup Kim; Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express
	W	Performance aspects of reference clock distribution for evolving digital networks Kihara, M.; Communications Magazine, IEEE , Volume: 27 , Issue: 4 , April 1989
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.